1. (Currently Amended) A data transfer method for transferring data between two processing systems, wherein said two processing systems operate independently, said method comprising:

receiving a wireless signal data packet from a radio frequency physical layer processing system;

storing the received data <u>packet</u> into a first memory device; and
executing a single program instruction on a media access control layer processor
to directly transfer [at least a portion] <u>a header portion and a data portion</u> of the stored data

<u>packet</u> to a main memory device, <u>wherein said media access control laser processor formats the</u>
data portion using a host protocol, so as to enable communication of the data portion to a remote
host across a wired network.

2. (Currently Amended) A data transfer method according to claim 1, wherein said method further comprises:

transferring [at least a] the data portion of the data packet stored in said [second] main memory device to a host memory device, upstream of a host processor, wherein said media access control layer processor formats the data stored in said host memory device using a host protocol].

3. (Original) A data transfer method according to claim 1, wherein said first memory device is a FIFO memory device.

- 4. (Previously Amended) A data transfer method according to claim 2, wherein said host memory device is a FIFO memory device.
- 5. (Original) A data transfer method according to claim 1, wherein method further comprises byte-aligning the data stored in said first memory device.
- 6. (Currently Amended) A data transfer method for transferring data between two processing systems, wherein said two processing systems operate independently, said method comprising:

receiving a wireless signal data packet from a radio frequency physical layer processing system;

storing the received data packet into a first memory device;

transferring a header portion and a data portion of the stored data <u>packet</u> to a main memory device; and

executing a single program instruction on a media access control layer processor to store the data portion of the data <u>packet</u> stored in the main memory device to a host memory device upstream of a host processor.

7. (Currently Amended) A data transfer method according to claim 6, wherein said media access control layer processing system formats the data <u>portion</u> stored in said host memory device using a host protocol <u>so as to enable communication of the data portion to a remote host across a wired network.</u>

- 8. (Original) A data transfer method according to claim 6, wherein said first memory device is a FIFO memory device.
- 9. (Previously Amended) A data transfer method according to claim 7, wherein said host memory device is a FIFO memory device.
- 10. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

means for receiving <u>a wireless signal</u> data <u>packet from a radio frequency</u> physical layer processing means;

means for storing the received data <u>packet</u> into a first memory means; and executing a single program instruction on a media access control layer processing means to directly transfer [at least] a <u>header portion and a data portion</u> of the stored data <u>packet</u> to a main memory means, <u>wherein said media access control layer processing means formats the data portion using a host protocol, so as to enable communication of the data portion to a remote host across a wired network.</u>


11. (Currently Amended) A system according to claim 10, wherein said system further comprises:

means for transferring [at least a] the data portion of the data packet stored in said main memory means to a host memory means, upstream of a host processor[, wherein said media

(h)

access control layer processor formats the data stored in said host memory means using a host protocol].

- 12. (Original) A system according to claim 10, wherein said first memory means is a FIFO memory device.
- 13. (Previously Amended) A system according to claim 11, wherein said host memory means is a FIFO memory device.



15. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

means for receiving a wireless signal data packet from a radio frequency physical layer processing means;

means for storing the received data <u>packet</u> into a first memory means;

means for transferring a header portion and a data portion of the stored data

<u>packet</u> to a main memory means; and

means for executing a single program instruction on a media access control layer processor means to directly store the data portion of the data <u>packet</u> stored in the main memory means to a host memory means upstream of a host processor.

- 16. (Currently Amended) A system according to claim 15, wherein said media access control layer processing means formats the data <u>portion</u> stored in said host memory means using a host protocol <u>so as to enable communication of the data portion to a remote host across a wired network</u>.
- 17. (Original) A system according to claim 15, wherein said first memory means is a FIFO memory device.

18. (Previously Amended) A system according to claim 16, wherein said host memory means is a FIFO memory device.

19. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

a first memory device for storing <u>a wireless signal</u> data <u>packet</u> received from a <u>radio frequency</u> physical layer processing system; and

a media access control layer processing device for executing a single program instruction to directly transfer [at least] a <u>header portion and a data portion</u> of the stored data <u>packet</u> to a main memory device, <u>wherein the media access control layer processing device</u> formats the data portion using a host protocol, so as to enable communication of the data portion to a remote host across a wired network.

 $\int_{\mathbb{R}^{3}}$

- 20. (Currently Amended) A system according to claim 19, wherein said system further comprises hardware logic for transferring at least a portion of the data stored in said main memory device to a host memory device, upstream of a host processor[, wherein the media access control layer processing system formats the data stored in said host memory device using a host protocol].
- 21. (Original) A system according to claim 19, wherein said first memory device is a FIFO memory.
- 22. (Previously Amended) A system according to claim 20, wherein said host memory device is a FIFO memory.
- 23. (Original) A system according to claim 19, wherein said first memory device byte-aligns the data stored therein.
- 24. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

a first memory device for storing <u>a wireless signal</u> data <u>packet</u> received from a radio frequency physical layer processing system;

a main memory device for receiving a header portion and a data portion of the data stored in the first memory device; and

a media access control layer processor for executing a single memory read instruction to directly transfer the data portion of the data <u>packet</u> stored in the main memory device to a host memory device upstream of a host processor.

- 25. (Currently Amended) A system according to claim 24, wherein the media access control layer formats the data <u>portion</u> stored in said host memory device using a host protocol so as to enable communication of the data <u>portion</u> to a remote host across a wired <u>network</u>.
- 26. (Original) A system according to claim 24, wherein said first memory device is a FIFO memory.
- 27. (Previously Amended) A system according to claim 25, wherein said host memory device is a FIFO memory.
- 28. (Currently Amended) A data transfer method for transferring data between two processing systems, wherein said two processing systems operate independently, said method comprising:

receiving a <u>wireless signal</u> data packet from a <u>radio frequency</u> physical layer processing system, wherein said data packet includes a header portion and a data portion;

storing the received data packet into a first memory device;

directly transferring the data portion of the data packet from the first memory device to a host memory device; and

executing at least one program instruction on [an associated] a media access controller processor to transfer the header portion to a main memory device.

- 29. (Currently Amended) A data transfer method according to claim 28, wherein [a] the media access control layer processing system formats the data portion stored in said host memory device using a host protocol.
- 30. (Original) A data transfer method according to claim 28, wherein said first memory device is a FIFO memory device.



- 31. (Previously Amended) A data transfer method according to claim 29, wherein said host memory device is a FIFO memory device.
- 32. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

means for receiving a <u>wireless signal</u> data packet from a <u>radio frequency</u> physical layer processor, wherein said data packet includes a header portion and a data portion;

means for storing the received data packet into a first memory means;

means for transferring the data portion to a host memory means; and

means for executing at least one program instruction on a media access control

layer processor to directly transfer the header portion to a main memory means.

- 33. (Currently Amended) A system according to claim 32, wherein a the media access control layer processor formats the data portion stored in said host memory means using a host protocol so as to enable communication of the data portion to a remote host access a wired network.
- 34. (Original) A system according to claim 32, wherein said first memory means is a FIFO memory device.
- 35. (Previously Amended) A system according to claim 33, wherein said host memory means is a FIFO memory device.

B

36. (Currently Amended) A system for transferring data between two processing systems, wherein said two processing systems operate independently, said system comprising:

a first memory device for storing a <u>wireless signal</u> data packet received from a <u>radio frequency</u> physical layer processing system, wherein said data packet includes a header portion and a data portion;

a media access control layer processor for executing at least one program instruction on to directly transfer the header portion from the first memory device to a main memory device; and

hardware logic enabled by media access control layer processor to transfer the data portion from the first memory device to a host memory device upstream of a host processor.

- 37. (Currently Amended) A system according to claim 36, wherein the media access control layer processor formats the data stored in said host memory device using a host protocol so as to enable communication of the data portion to a remote host across a wired network.
- 38. (Original) A system according to claim 36, wherein said first memory device is a FIFO memory.
- 39. (Previously Amended) A system according to claim 37, wherein said host memory device is a FIFO memory.

40. (Currently Amended) A data processing system comprising:

a radio frequency physical layer processor for transferring a wireless signal data

packet to a memory location identified by an address stored in an address pointer register;

a FIFO memory for storing at least a portion of the data packet; and

a first memory for storing the at least a portion of the data <u>packet</u> at <u>one of</u> a plurality of memory locations, each memory location identified by an address,

wherein the physical layer processor receives an instruction to transfer the at least a portion of the data packet directly from the FIFO memory to [a] one of the memory locations of the first memory identified by the address stored in the address pointer register, and automatically increments the address stored in the address pointer register to identify another memory location of the first memory, said instruction having a first parameter identifying the address pointer register, and a second parameter identifying the first memory.

41. (Currently Amended) A data processing system comprising:

a <u>radio frequency</u> physical layer processor for transferring <u>a wireless</u> data <u>packet</u> from a memory location identified by an address stored in an address pointer register;

a first memory for storing at least a portion of the data packet at one of a plurality of memory locations, each memory location identified by an address; and

a FIFO memory for storing data,

wherein the physical layer processor receives an instruction to transfer the at least a portion of the data directly from [a]the respective memory location of the first memory identified by the address stored in the address pointer register to the FIFO memory, and automatically increments the address stored in the address pointer register to identify another memory location of the first memory, said instruction having a first parameter identifying the address pointer register, and a second parameter identifying the FIFO memory.

Bi